Circuit Sensitivity to Interconnect Variation
نویسندگان
چکیده
Deep submicron technology makes interconnect one of the main factors determining the circuit performance. Previous work shows that interconnect parameters exhibit a significant amount of spatial variation. In this work, we develop approaches to study the influence of the interconnect variation on circuit performance and to evaluate the circuit sensitivity to interconnect parameters. First, an accurate interconnect modeling technique is presented, and an interconnect model library is developed. Then, we explore an approach using parameterized interconnect models to study circuit sensitivity via a ring oscillator circuit. Finally, we present an alternative approach using statistical experimental design techniques to study the sensitivity of a large and complicated circuit to interconnect variations.
منابع مشابه
Sensitivity Study of Interconnect Variation Using Statistical Experimental Design
We present a sensitivity study approach to evaluate the effects of interconnect variations on the performance of large, complicated circuits. The approach uses highly efficient designed experiments. The results from the study of a multiplier circuit are presented as an example. 1.0 Introduction TodayÆs submicron circuits require a sensitivity study of interconnect variation on circuit performan...
متن کاملFast High - Order Variation - Aware Ic Interconnect Analysis
Fast High-Order Variation-Aware IC Interconnect Analysis. (August 2007) Xiaoji Ye, B.E., Wuhan University Chair of Advisory Committee: Dr. Peng Li Interconnects constitute a dominant source of circuit delay for modern chip designs. The variations of critical dimensions in modern VLSI technologies lead to variability in interconnect performance that must be fully accounted for in timing verifica...
متن کاملSimulation of Lithography-caused Gate Length and Interconnect Linewidth Variational Impact on Circuit Performance in Nanoscale Semiconductor Manufacturing
As the critical dimension (CD) is scaled into nanometer dimensions, operating frequencies exceed a gigahertz, and more functional blocks are added into systems on chip (SoC), interconnect has become a bottleneck in achieving the system performance [1]. In addition, scaling increases the impact of systematic intra-die CD variation (gate and metal linewidth variations) and this variation interact...
متن کاملModeling the effects of systematic process variation of circuit performance
As technology scales, understanding semiconductor manufacturing variation becomes essential to effectively design high performance circuits. Knowledge of process variation is important to optimize critical path delay, minimize clock skew, and reduce crosstalk noise. Conventional circuit techniques typically represent the interconnect and device parameter variations as random variables. However,...
متن کاملModeling the Effects of Systematic Process Variation on Circuit Performance
As technology scales, understanding semiconductor manufacturing variation becomes essential to effectively design high performance circuits. Knowledge of process variation is important to optimize critical path delay, minimize clock skew, and reduce crosstalk noise. Conventional circuit techniques typically represent the interconnect and device parameter variations as random variables. However,...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998